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Abstract—B6 converter uses six switches divided equally 
among three phase-legs. It has commonly been used as a 
three-phase rectifier or inverter, mostly under balanced 
conditions. Three-phase conversion is however not the only area, 
where B6 converter has been used. The same topology has been 
tried for single-phase power decoupling and single-phase 
ac-dc-ac conversion, where comparably lesser switches are 
needed. Although the basic modulation principle is still reliant on 
three modulating references for the three phase-legs, 
requirements imposed on the modulating references are different 
and usually asymmetrical. How these asymmetrical references 
should be formulated to meet various performance specifications 
of a single-phase B6 converter is the theme of this paper. 
Simulation and experimental results have been obtained for 
verifying the modulation schemes proposed.  
Index Terms—Single phase, ac-dc-ac converter, B6 converter, 
reduced switch converter, modulations. 
I. INTRODUCTION 
lthough many power converter topologies have been 
developed over the years, the voltage-source B6 
converter has retained its importance to the industry. 
One of the reasons is its topological simplicity, 
which as indicated in Fig. 1(a), is simply three phase-legs 
connected in parallel, sharing a common dc-link capacitor. 
Each phase-leg has two switches with accompanied 
anti-parallel diodes. These switches cannot be turned on 
simultaneously to avoid shorting the dc capacitor. They should 
therefore be switched in complement (e.g. S1 = !S2, where ! is 
the logical NOT operator) except during dead-time when both 
switches are intentionally turned off for a short duration. This 
requirement and many operating issues of the B6 converter are 
presently well-understood, and hence less costly to adopt, as 
compared with a brand new topology. It is thus attractive to the 
industry, mostly as a three-phase converter found in motor 
drives [1], [2], grid interfacing converters [3], [4] and power 
quality conditioners [5], [6]. 
As a three-phase converter, the B6 converter is usually not 
tied to the star-point of the load or source, which in turn, 
allows it to be modulated differently by adding a common 
triplen offset to its three modulating references. The offset, 
when sized properly, gives rise to significant performance 
boosting in terms of better spectral quality, higher modulation 
index, lesser power losses or a combination of them [7-13]. 
Popular examples include offsets used with continuous 
centered modulation, 60-discontinuous modulation and 
30-discontinuous modulation reviewed in [9]. The addition of 
offset has subsequently been demonstrated in [10] to be 
equivalent to the explicit space vector modulation, which 
certainly, is expected since it is still the switching of the same 
B6 converter. It is therefore possible to derive the other as long 
as one of them is defined. 
Regardless of which method is chosen, modulation of 
three-phase B6 converter is presently well-established, 
especially under balanced terminal voltage condition. It 
should however be noted that B6 converter is not only used as 
a three-phase converter. It can also operate as a 
reduced-switch single-phase ac-dc-ac converter [14-16] or a 
single-phase converter with power ripple decoupling [17-22]. 
The reduced-switch ac-dc-ac B6 converter was, in fact, 
proposed in year 2000 for replacing two full-bridges with four 
phase-legs connected back-to-back. It has since been 
commonly cited for comparison with other reduced-switch 
converters proposed in [23-26], where the main concerns 
mentioned with the B6 converter are its more restrictive 
input-output frequency selection and higher dc-link voltage 
demanded. These concerns have limited the scope of the B6 
converter as a single-phase ac-dc-ac converter, but it is still 
suitable for use with an uninterruptible power supply (UPS) or 
a power conditioner [14-16], where input and output 
frequencies are the same. 
Another usage of the B6 converter is as a single-phase 
converter with power ripple decoupling [17-22]. The three 
phase-legs in this case are divided such that one of them is 
connected to the intended single-phase ac system, and another 
is connected to a small film capacitor. The last phase-leg is 
shared between the ac system and film capacitor as their 
common return path. Any double-line-frequency power ripple 
contributed by the ac system can then be diverted to the film 
capacitor, rather than disturbing the dc side of the converter. 
Placing the film capacitor in this manner has the advantage of 
requiring only ac fundamental voltage across the capacitor, 
which in general, demands a smaller capacitance and simpler 
control. Recent work in [22] has also shown that with proper 
modulation, the dc-link voltage required by the B6 converter 
for power ripple decoupling can be reduced, which although is 
important, is only one requirement out of a few that can be 
optimized. 
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Fig. 1. Illustrations of (a) single-phase B6 converter and (b) its simple reference-carrier arrangement. 
It is therefore clear that the B6 converter is not only a 
three-phase converter. It can be used as a single-phase 
converter with mostly asymmetrical terminal voltage and 
modulation requirements. These requirements are comparably 
less studied, and are hence studied here to explore schemes 
that can minimize dc-link voltage, selected current ripple, total 
power loss, differences in switch thermal stresses or a 
combination of them. Simulation and experimental results 
have been obtained for validating the modulation schemes 
presented, before concluding the challenges resolved by them. 
II. B6 CONVERTER 
The B6 converter is shown in Fig. 1(a), configured as a 
single-phase converter with two sets of ac terminals. The 
terminals can be connected to an ac source and an ac load, or a 
small film capacitor for power ripple decoupling. If the 
single-phase ac source and load are replaced by a three-phase 
source or load, the B6 converter then operates as a three-phase 
converter widely used in the industry. Whether as a 
single-phase or three-phase converter under unbalanced 
condition, terminal voltages of the B6 converter will usually 
be asymmetrical even though some differences still exist 
between them. To illustrate, the single-phase B6 converter 
shown in Fig. 1(a) is considered, where a shared phase-leg 
between the source and load can clearly be seen. Current 
flowing through this phase-leg is given by the sum of return 
currents from the source and load, which in most cases, cancel 
each other prominently. This cancellation is an advantage of 
the B6 converter, which must usually be present before the B6 
converter will be considered for single-phase applications. 
As a single-phase converter, the B6 converter must be 
modulated accordingly. The simplest reference-carrier 
arrangement that can be used by it is probably shown in Fig. 
1(b). Expressions for the references (ܴ݁ ௔݂ , ܴ݁ ௕݂  and ܴ݁ ௖݂ ) 
and their generated voltages (ݒ௔௕  and ݒ௖௕) at the converter 
terminals are given in (1), where ܯ௔௕ and ܯ௖௕ are modulation 
indexes, ߱ଵ is the angular fundamental frequency, and ߮ଵ is 
the phase between the two generated voltages.  
ۖە
۔
ۖۓ ܴ݁ ௔݂ ൌ ܯ௔௕ݏ݅݊ሺ߱ଵݐሻ																								ܴ݁ ௕݂ ൌ 0																																															
ܴ݁ ௖݂ ൌ ܯ௖௕ݏ݅݊ሺ߱ଵݐ ൅ ߮ଵሻ														
ݒ௔௕ ൌ 0.5 ௗܸ௖ ൈ ܯ௔௕ݏ݅݊ሺ߱ଵݐሻ					
					ݒ௖௕ ൌ 0.5 ௗܸ௖ ൈ ܯ௖௕ݏ݅݊ሺ߱ଵݐ ൅ ߮ଵሻ
		                           (1) 
The main feature of the arrangement is a simple zero 
reference assigned to the shared phase-leg, which will 
certainly help if the input and output frequencies are different. 
The zero reference will however burden the converter 
unnecessarily if the two frequencies are similar like assumed 
in (1). More specifically, the dc-link voltage needed by the B6 
converter will be doubled that needed by two full-bridges 
connected back-to-back, if the arrangement shown in Fig. 1(b) 
is used for modulation. This doubled dc-link voltage and its 
accompanied higher stresses will usually render the B6 
converter as unattractive even though it uses two lesser 
switches than the two full-bridges. The reference-carrier 
arrangement shown in Fig. 1(b) is therefore not recommended 
if the B6 converter operates with a single common frequency. 
III. CONTINUOUS MODULATION 
A. Centered Modulation 
 
Fig. 2. Reference-carrier arrangement obtained with centered scheme. 
Referring to (1) and Fig. 1(b), the relative placement of the 
three references, treated as a whole, within the carrier band 
does not have to be fixed so long as their vertical spacing and 
sequence produce the desired ac voltages ݒ௔௕ and ݒ௖௕ in (1). 
Their relative placement can hence be varied to create 
different performance advantages for the B6 converter. This is 
similar to the addition of triplen offset to a three-phase 
converter, but with asymmetry introduced. The modulation 
objectives expected from a single-phase B6 converter may 
therefore differ, even though some like keeping the converter 
dc-link voltage low remains unchanged. The converter dc-link 
voltage can indeed be minimized by centering the three 
references, treated as a whole, along the horizontal axis. In 
other words, it means the maximum and minimum references 
must have the same absolute magnitude, but of opposite 
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Fig. 3. Reference-carrier arrangements obtained with partially centered scheme with (a) ܴ݁ ௖݂஼ᇱ ൑ ܯ்௥௜ and (b) ܴ݁ ௖݂஼ᇱ ൐ ܯ்௥௜. 
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                                                                     (a)                                                                                                      (b) 
Fig. 4. Reference placements in a carrier cycle during (a) T2 and (b) T1. 
polarity. Such placement can be realized by adding a common 
offset ܯ௢௙௙,஼ଵ to (1), to give those modified references ܴ݁ ௔݂஼, 
ܴ݁ ௕݂஼ and ܴ݁ ௖݂஼ in (2). 
ە
ۖۖ
۔
ۖۖ
ۓܴ݁ ௔݂
஼ ൌ ܴ݁ ௔݂ ൅ ܯ௢௙௙,஼ଵ																																																																			
ܴ݁ ௕݂஼ ൌ ܴ݁ ௕݂ ൅ ܯ௢௙௙,஼ଵ	
ܴ݁ ௖݂஼ ൌ ܴ݁ ௖݂ ൅ ܯ௢௙௙,஼ଵ 																																																																		
ܯ௢௙௙,஼ଵ ൌ																																																																																												
െ ሾ݉ܽݔሺܴ݁ ௔݂, ܴ݁ ௕݂, ܴ݁ ௖݂ሻ ൅ ݉݅݊ሺܴ݁ ௔݂, ܴ݁ ௕݂, ܴ݁ ௖݂ሻሿ2
 
                                                                                              (2) 
Although ܯ௢௙௙,஼ଵ  in (2) is similar to that used for 
three-phase balanced modulation, its significance is more 
prominent here in terms of determining the minimum dc-link 
voltage needed. This is unlike three-phase balanced 
modulation, where the minimum dc-link voltage needed is 
pretty obvious. To illustrate how the minimum dc-link voltage 
needed by the single-phase B6 converter can be determined, 
variations of (2) are drawn in Fig. 2, where the largest peak 
among the three modified references is notated as ܯ௉௄,௠௔௫. 
Value for ܯ௉௄,௠௔௫ can generally be determined using (3). 
ܯ௉௄,௠௔௫ ൌ ݉ܽݔሺܯ௔௕,ܯ௖௕,ܯ௔௖ሻ 2⁄                                      (3) 
where 0.5 ௗܸ௖ ൈ ܯ௔௖  is the magnitude of ݒ௔௖ ൌ ݒ௔௕ െ ݒ௖௕ 
computed using ac terminal voltages defined in (1). Value of 
ܯ௔௖  can further be computed using (4) based on simple 
geometry. 
ܯ௔௖ ൌ ඥܯ௔௕ଶ ൅ ܯ௖௕ଶ െ 2ܯ௔௕ܯ௖௕ܿ݋ݏ߮ଵ                                (4) 
To retain its linear characteristics, the carrier ܯ்௥௜ used for 
comparison with the references in (2) must hence be either 
equal or larger than ܯ௉௄,௠௔௫, which in terms of expression, is 
given in (5).  
ܯ்௥௜ ൒ ܯ்௥௜,௠௜௡ ൌ ܯ௉௄,௠௔௫ ൌ ݉ܽݔሺܯ௔௕,ܯ௖௕,ܯ௔௖ሻ 2⁄      (5) 
where ܯ்௥௜,௠௜௡ is the smallest carrier peak necessary, which 
in terms of basic modulation principle, is also the smallest 
normalized dc-link voltage needed without causing 
over-modulation. Centering of all three references therefore 
has the advantage of identifying the smallest dc-link voltage 
easily. 
From Fig. 1(b), it is also obvious that the reduction of 
carrier peak achievable is the least when maximum of one 
reference (ܴ݁ ௔݂  or ܴ݁ ௖݂ ) coincides with minimum of the 
other. This happens when both references in Fig. 1(b) are 180 
out of phase or when they have unsynchronized frequencies 
(e.g. ߱௔ ൐ ߱௖ and ߱௔ ߱௖⁄ ് ݇, where ݇ is an integer, and ߱௔ 
and ߱௖  are different frequencies of ܴ݁ ௔݂  and ܴ݁ ௖݂ , 
respectively). A higher dc-link voltage is thus needed in those 
cases, which may shadow the reduced-switch feature of the B6 
converter when used as a single-phase converter. The B6 
converter is thus more likely to be used for applications with a 
common terminal frequency and a phase shift that permits a 
much smaller dc-link voltage to be used. Some possibilities 
are UPS, power conditioner [14-16], and converter with power 
ripple decoupling [17-22], as also mentioned in Section I. 
B. Partially Centered Modulation 
The centered modulation scheme in Section III(A) places 
the three references centrally within the carrier band, which 
for a three-phase balanced converter, is attractive since current 
ripples from all three phases are reduced uniformly. However, 
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                                                   (a)  ܯ௔௕ ൌ ܯ௖௕ ൌ 0.9, ߮ଵ ൌ గସ଴                                                     (b) ܯ௔௕ ൌ ܯ௖௕ ൌ 0.9, ߮ଵ ൌ
గ
ସ 
 
                                                 (c) ܯ௔௕ ൌ 0.9,ܯ௖௕ ൌ 0.7, ߮ଵ ൌ గସ଴                                                (d) ܯ௔௕ ൌ 0.9,ܯ௖௕ ൌ 0.7, ߮ଵ ൌ
గ
ସ                                                                    
Fig. 5. Comparison of current ripples imposed on ݅௔ by different modulation schemes (1	݌ݑ ൌ ௏೏೎଼்௅ ). 
for an asymmetrical single-phase B6 converter, reducing the 
current ripples uniformly may not be necessary. For example, 
with the ac load of the single-phase B6 converter shown in Fig. 
1(a) replaced by a film capacitor for power ripple decoupling, 
current flowing through the ac source may demand lower 
ripple than current flowing through the film capacitor. In that 
case, references for the two phase-legs tied to the source 
should be centered, rather than centering all three references. 
Such two-reference centering can be implemented by dividing 
the source voltage ݒ௔௕  equally between the two references. 
The modified references ܴ݁ ௔݂஼ᇱ , ܴ݁ ௕݂஼ᇱ  and ܴ݁ ௖݂஼ᇱ  then 
become (6), after adding the common offset ܯ௢௙௙,஼ଶ to (1). 
ۖە
۔
ۖۓ ܴ݁ ௔݂஼ᇱ ൌ ܴ݁ ௔݂ ൅ ܯ௢௙௙,஼ଶ											ܴ݁ ௕݂஼ᇱ ൌ ܴ݁ ௕݂ ൅ ܯ௢௙௙,஼ଶ
ܴ݁ ௖݂஼ᇱ ൌ ܴ݁ ௖݂ ൅ ܯ௢௙௙,஼ଶ 												
ܯ௢௙௙,஼ଶ ൌ െ0.5 ൈ ሺܴ݁ ௔݂ ൅ ܴ݁ ௕݂ሻ
                                    (6) 
For the considered example, ܯ௢௙௙,஼ଶ ൌ െ0.5ܴ݁ ௔݂ ൌ
െ0.5ܯ௔௕ݏ݅݊ሺ߱ଵݐሻ, which when substituted to (6), results in 
those two possible reference-carrier arrangements shown in 
Fig. 3(a) and (b). In both figures, the carrier peak is marked as 
ܯ்௥௜ , which in theory, will have the same minimum value 
ܯ்௥௜,௠௜௡ given in (5). In practice, a small safety margin may 
however be added to ܯ்௥௜,௠௜௡ for avoiding over-modulation. 
This is strictly a recommendation rather than a necessary 
requirement. 
The eventual carrier peak chosen is found to be large 
enough in Fig. 3(a) for confining all references within the 
carrier band. Fig. 3(a) therefore does not require further 
modification. On the other hand, the left diagram in Fig. 3(b) 
has a reference ܴ݁ ௖݂஼ᇱ exceeding the carrier band during T1 
and T2. It is therefore not immediately applicable. Instead, the 
three references during T1 must be shifted down equally until 
the modified ܴ݁ ௖݂஼ᇱᇱ clamps to the carrier peak like shown in 
the right diagram of Fig. 3(b). Further downward shifting is 
also possible, but will worsen the centering of the modified 
ܴ݁ ௔݂஼ᇱᇱ and ܴ݁ ௕݂஼ᇱᇱ within the carrier band. It is therefore not 
encouraged if the objective is to minimize current ripple from 
those phase-legs modulated by ܴ݁ ௔݂஼ᇱᇱ and ܴ݁ ௕݂஼ᇱᇱ. The same 
shifting must be applied during T2, but instead of shifting 
down, the references must be shifted up until ܴ݁ ௖݂஼ᇱᇱ clamps to 
the carrier trough. With the shifting included, (6) changes to 
(7), where the additional offset introduced for shifting is 
notated as ܯ௢௙௙,஼ଷ. 
൞
ܴ݁ ௔݂஼ᇱᇱ ൌ ܴ݁ ௔݂஼ᇱ ൅ ܯ௢௙௙,஼ଷ
ܴ݁ ௕݂஼ᇱᇱ ൌ ܴ݁ ௕݂஼ᇱ ൅ ܯ௢௙௙,஼ଷ
ܴ݁ ௖݂஼ᇱᇱ ൌ ܴ݁ ௖݂஼ᇱ ൅ ܯ௢௙௙,஼ଷ
 
ܯ௢௙௙,஼ଷ ൌ ቊ0,																										݂݅	ሺܴ݁ ௔݂
஼ᇱ, ܴ݁ ௕݂஼ᇱ, ܴ݁ ௖݂஼ᇱሻ ൑ ܯ்௥௜
ݏ݃݊ሺܴ݁ ௖݂஼ᇱሻ ∗ ܯ்௥௜ െ ܴ݁ ௖݂஼ᇱ,			݂݅	|ܴ݁ ௖݂஼ᇱ| ൐ ܯ்௥௜   
ܯ்௥௜ ൒ ܯ்௥௜,௠௜௡                                                                (7) 
where sgn() is a function for returning the polarity of 
parameter enclosed by its parentheses. 
To demonstrate the reduction of current ripple, 
mathematical formulation can be derived from those terminal 
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         (a) 
 
         (b) 
Fig. 6. Reference-carrier arrangements obtained with the discontinuous scheme when (a) ݒ௔௕ and ݒ௖௕ are close in magnitude and phase, and (b) ߮ଵ ൌ ߨ 4⁄ . 
 
pulse voltage and current waveforms shown in Fig. 4(a) and (b) 
for the assumed example. In those figures, ܴ݁ ଵ݂ and ܴ݁ ଶ݂ are 
for representing either ܴ݁ ௔݂஼ᇱᇱ or ܴ݁ ௕݂஼ᇱᇱ, depending on which 
is higher at the instant of consideration. They are shifted up 
like in Fig. 4(a) when in interval T2, and shifted down like in 
Fig. 4(b) when in interval T1. Their respective peak current 
ripple ∆݅ expressions can then be derived as (8) and (9), where 
T and L represent the half carrier period and ac filter 
inductance, respectively.  
ܮ ൈ 2|∆݅| ൌ ோ௘௙మାଵଶ ൈ 2ܶ ൈ |ݒ௔௕|                                         (8) 
ܮ ൈ 2|∆݅| ൌ ଵିோ௘௙భଶ ൈ 2ܶ ൈ |ݒ௔௕|                                         (9) 
Noting further that ܴ݁ ଵ݂ ൒ ܴ݁ ଶ݂ , (8) and (9) can be 
combined to give the general current ripple expression in (10). 
|∆݅| ൌ
݉ܽݔሺ݉݅݊ሺ	ܴ݁ ௔݂஼ᇱᇱ, ܴ݁ ௕݂஼ᇱᇱሻ ൅ 1, 1 െ ݉ܽݔሺܴ݁ ௔݂஼ᇱᇱ, ܴ݁ ௕݂஼ᇱᇱሻሻ ൈ்
ଶ௅ ൈ |ݒ௔௕|                                                                           (10) 
References from (7) can subsequently be substituted to (10) 
for computing the peak current ripple expected from the 
partially centered scheme. The same expression in (10) can 
also be used for computing current ripple expected from the 
centered scheme by simply replacing ܴ݁ ௔݂஼ᇱᇱ and ܴ݁ ௕݂஼ᇱᇱ with 
ܴ݁ ௔݂஼  and ܴ݁ ௔݂஼  from (2). The obtained current ripples are 
plotted in Fig. 5, together with ripple expected from a 
full-bridge converter, operating under the same ac and dc 
conditions. Comparison with the full-bridge converter is 
meaningful since the single-phase B6 converter has always 
been cited as the reduced-switch version of two full-bridges 
connected back-to-back. It ripple value is therefore included in 
Fig. 5, which is clearly the lowest since condition like ܴ݁ ௖݂஼ᇱ 
exceeding the carrier in Fig. 3(b) will not occur.  
The condition in Fig. 3(b) must however be rectified when 
used with the partially centered B6 converter. Its current ripple 
drawn from the ac source is therefore higher than the 
full-bridge converter during T1 and T2 of the fundamental 
cycle. Length of T1 and T2, and the difference in ripple 
magnitude depend on the relative magnitude ሺܯ௔௕:ܯ௖௕ሻ and 
phase-shift ߮ଵ  of the two ac voltages ݒ௔௕  and ݒ௖௕ . For 
example, in Fig. 5(a) and (c), where a comparably small 
߮ଵ ൌ ߨ 40⁄  is used, both partially centered B6 and full-bridge 
converters are noted to have the same ripple throughout the 
fundamental cycle. The same observation applies to Fig. 5(d), 
where a larger ܯ௔௕ than ܯ௖௕ has been used. Current ripple of 
the partially centered B6 converter will, in fact, only be higher 
when ߮ଵ, ܯ௖௕ or both are comparably high like in Fig. 5(b). 
As explained, the higher ripple is attributed to the lengthened 
T1 and T2 in Fig. 3(b) as ߮ଵ and ܯ௖௕ increase. Regardless of 
that, ripple from the partially centered scheme is still smaller 
than that of the centered scheme discussed in Section III(A). 
The centered scheme will, in fact, match the partially centered 
scheme only when both ߮ଵ and ܯ௖௕ are small like in Fig. 5(c).  
IV. DISCONTINUOUS MODULATION 
Discontinuous modulation has been proposed for the B6 
converter when it is used as a three-phase converter. Under 
balanced conditions, all three phases share the clamping 
equally, which means each phase will be clamped to either the 
upper or lower dc rail for 120. Reduction in losses will then 
be spread among the three phases evenly. Such even spreading 
may however not be necessary when the B6 converter is used  
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Fig. 7. Clamping intervals (a) ∆ ௔ܶ௕ and (b) ∆ ௖ܶ௕ of the non-shared phase-legs as ܯ௔௕ and ߮ଵ vary while keeping ܯ௖௕ ൌ 0.8.   
as an asymmetrical single-phase converter with a shared 
phase-leg. This phase-leg carries the return currents of the 
other two non-shared phase-legs, which preferably, should 
cancel each other significantly. Else, the B6 converter may not 
be as attractive as two back-to-back full-bridges even though it 
uses two lesser switches. It is therefore reasonable to assume 
that current flowing through the shared phase-leg is much 
smaller with significantly lower losses generated. The 
clamping objective should hence tilt towards reducing losses 
from the two non-shared phase-legs rather than the shared 
phase-leg. Such clamping can be ensured by using offset and 
modulating references given in (11), where the minimum 
carrier peak needed is again equal to ܯ்௥௜,௠௜௡ computed with 
(5). To avoid over-modulation, a small safety margin may also 
be added to get a slightly higher carrier peak ܯ்௥௜ , which 
strictly, is a recommendation and not a necessary requirement. 
൞
ܴ݁ ௔݂஽ ൌ ܴ݁ ௔݂ ൅ ܯ௢௙௙,஽ଵ
ܴ݁ ௕݂஽ ൌ ܴ݁ ௕݂ ൅ ܯ௢௙௙,஽ଵ
ܴ݁ ௖݂஽ ൌ ܴ݁ ௖݂ ൅ ܯ௢௙௙,஽ଵ
 
ܯ௢௙௙,஽ଵ ൌ ൜ݏ݃݊ሺܴ݁ ௔݂ሻ ∗ ܯ்௥௜ െ ܴ݁ ௔݂,			݂݅	|ܴ݁ ௔݂| ൒ |ܴ݁ ௖݂|ݏ݃݊ሺܴ݁ ௖݂ሻ ∗ ܯ்௥௜ െ ܴ݁ ௖݂,			݂݅	|ܴ݁ ௔݂| ൏ |ܴ݁ ௖݂| ,   ܯ்௥௜ ൒ ܯ்௥௜,௠௜௡                                                               (11) 
Considered an UPS with very close ݒ௔௕ and ݒ௖௕ [11], and a 
power ripple decoupling converter with ݒ௔௕  and ݒ௖௕  shifted 
by ߨ 4⁄  [16], applying (11) to them then results in Fig. 6(a) 
and (b), respectively. These figures clearly exhibit positive 
and negative clamping by the two non-shared phase-legs only, 
which certainly, is anticipated. Their intervals of clamping are 
also not always evenly distributed, and will vary with 
magnitude ratio ሺܯ௔௕:ܯ௖௕ሻ and phase-shift ߮ଵ  between ݒ௔௕ 
and ݒ௖௕. Expressions for computing them can be derived after 
determining t1 and t2, which according to Fig. 6(a) and (b), can 
be expressed as (12). 
ܯ௔௕ݏ݅݊ሺ߱ଵݐଵሻ ൌ െܯ௖௕ݏ݅݊ሺ߱ଵݐଵ ൅ ߮ଵሻ 
																											   ߱ଵݐଵ ൌ ݐܽ݊ିଵ ቀ ିெ೎್௦௜௡ఝభெೌ್ାெ೎್௖௢௦ఝభቁ  ܯ௔௕ݏ݅݊ሺ߱ଵݐଶሻ ൌ ܯ௖௕ݏ݅݊ሺ߱ଵݐଶ ൅ ߮ଵሻ    
																											   ߱ଵݐଶ ൌ ݐܽ݊ିଵ ቀ ெ೎್௦௜௡ఝభெೌ್ିெ೎್௖௢௦ఝభቁ           (12) 
Total positive and negative clamping time for the 
non-shared phase-leg linked to ݒ௔௕ is then given by ∆ ௔ܶ௕ in 
(13), which when subtracted from the fundamental period, 
gives the total clamping time ∆ ௖ܶ௕  for the other non-shared 
phase-leg linked to ݒ௖௕. 
∆ ௔ܶ௕ ൌ ൝
2ሺݐଵ െ ݐଶሻ,														݂݅	ݐଵ ൒ ݐଶ
2ሺݐଵ െ ݐଶሻ ൅ ଶగఠభ ,			݂݅	ݐଵ ൏ ݐଶ
   
∆ ௔ܶ௕ ൌ
ە
ۖۖ
۔
ۖۖ
ۓ ଶఠభ ቆݐܽ݊
ିଵ ቀ ିெ೎್௦௜௡ఝభெೌ್ାெ೎್௖௢௦ఝభቁ െ ݐܽ݊
ିଵ ቀ ெ೎್௦௜௡ఝభெೌ್ିெ೎್௖௢௦ఝభቁቇ,											
																																															݂݅	ܯ௔௕ ൑ ܯ௖௕|ܿ݋ݏ߮ଵ|, ߮ଵ߳ሾ0, ߨሿ	
ଶ
ఠభ ቆݐܽ݊
ିଵ ቀ ିெ೎್௦௜௡ఝభெೌ್ାெ೎್௖௢௦ఝభቁ െ ݐܽ݊
ିଵ ቀ ெ೎್௦௜௡ఝభெೌ್ିெ೎್௖௢௦ఝభቁቇ ൅
ଶగ
ఠభ 	 ,
																																															݂݅	ܯ௔௕ ൐ ܯ௖௕|ܿ݋ݏ߮ଵ|, 		߮ଵ߳ሾ0, ߨሿ
  
 ∆ ௖ܶ௕ ൌ ଶగఠభ െ ∆ ௔ܶ௕                                                            (13) 
Variations of ∆ ௔ܶ௕ and ∆ ௖ܶ௕ are plotted in Fig. 7 by varying 
ሺܯ௔௕:ܯ௖௕ሻ and ߮ଵ , where 1݌ݑ ൌ ଶగఠభ . They will mostly be 
different except when ܯ௔௕ ൎ ܯ௖௕ , at which, ∆ ௔ܶ௕  and ∆ ௖ܶ௕ 
are approximately equal regardless of how ߮ଵ varies. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
Simulations and experiments have been performed with the 
B6 converter functioning as a simple single-phase ac-dc-ac 
converter shown in Fig. 8. At its input terminal is an ac source 
of vab = 110 V (RMS), which when rectified and controlled 
appropriately, provides a dc-link voltage of Vdc = 190 V. This 
dc-link voltage is, in turn, inverted to give an output voltage of 
vcb = 110 V (RMS), but with a phase-shift of 1 = /4 
introduced for better illustrating the intended voltage 
clamping. The output voltage is then applied to an ac filter and 
load combination consisting of L = 4.1 mH and R = 15 , 
which in general, is fine for testing modulation concepts. 
Frequencies of both input and output are also set to the same 
value of 1 = 2  50 rad/s, which as explained earlier, permits 
a much smaller dc-link voltage to be used. This can be 
illustrated by referring to (1) and Fig. 1(b), which when 
implemented, requires a dc-link voltage of at least  
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Fig. 8. The prototype and control diagram of the single-phase B6 converter for experiment. 
2 ൈ 110√2 ൌ 311 V. On the other hand, the minimum dc-link 
voltage required by the proposed modulation schemes is 155.5 
V, based on ܯ்௥௜,௠௜௡ computed from (5). Inclusion of a safety 
margin to avoid over-modulation then results in the value of 
Vdc = 190 V chosen for testing. This value is still much smaller 
than that demanded by the scheme from (1). The setup is then 
operated with the three proposed modulation schemes applied 
in turn. Results obtained from them are described as follows 
A. Continuous Modulation 
Results obtained with the centered scheme from (2) and 
partially centered scheme from (7) are presented in Fig. 9 and 
Fig. 10, respectively. The centered scheme obviously switches 
all phase-legs continuously since its three modulating 
references are always centered within the carrier band without 
any clamping. Its accompanied current spectrum for ݅௔  is 
plotted at the bottom of Fig. 9(b), which clearly, has a 
prominent harmonic cluster centered at the carrier frequency 
of 15.2 kHz. This cluster leads to a total harmonic distortion 
(THD) value of 2.9 % computed for ݅௔ when modulated by the 
centered scheme from (2). On the other hand, the partially 
centered scheme has its harmonic cluster at 15.2 kHz reduced, 
which in terms of THD for ݅௔, gives a smaller value of 2.5 %. 
As explained, this improvement is introduced by centering the 
two preferred references rather than all three references. 
Such centering may however lead to discontinuous 
clamping of the phase-leg modulated by the non-centered 
reference, which in Fig. 3(b), is ܴ݁ ௖݂஼ᇱᇱ. This clamping can 
clearly be seen in Fig. 10(a) and (b), which according to the 
loss distribution plots in Fig. 11, has helped to reduce 
switching losses from the clamped phase-leg. Loss 
distribution here is experimentally computed by measuring the 
individual switch currents and voltages at a high sampling rate, 
before multiplying them to obtain the switch losses offline. It 
should however be noted that clamping is not always 
introduced, and will, in fact, reduce to zero when magnitude of 
ܴ݁ ௖݂஼ᇱ  in Fig. 3(b) falls below the carrier peak. When that 
happens, the first harmonic cluster in Fig. 10(b) will also 
reduce to zero since the two preferred references are now 
always centered. 
This expectation can also be deduced from Fig. 5(c) and (d), 
where the magnitude of vcb is comparably smaller than that of 
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Fig. 9. Waveforms of the B6 converter in Fig. 1(a) obtained with the centered scheme from (2) and ߮ଵ ൌ ߨ 4⁄ .  
(ݒ௢௔ᇲ, ݒ௢௕ᇲ, ݒ௢௖ᇲ: 200 V/div; ݅௔, ݅௕, ݅௖: 5 A/div; Spectrum: 10 dB/div, 10 kHz/div)  
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                                                    (a) Simulated                                                                                                 (b) Experimental 
Fig. 10. Waveforms of the B6 converter in Fig. 1(a) obtained with the partially centered scheme from (7) and ߮ଵ ൌ ߨ 4⁄ . 
(ݒ௢௔ᇲ, ݒ௢௕ᇲ, ݒ௢௖ᇲ: 200 V/div; ݅௔, ݅௕, ݅௖: 5 A/div; Spectrum: 10 dB/div, 10 kHz/div)  
 
      (a)                                                                                                                  (b) 
Fig. 11. Experimental per-switch loss distributions of B6 converter when modulated by the (a) centered scheme from (2) and                                                
(b) partially centered scheme from (7). 
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Fig. 5(a) and (b). With their smaller vcb, performance of the 
partially centered B6 converter in Fig. 5(c) and (d) is found to 
match exactly with that of a full-bridge converter implemented 
with four phase-legs for ac-dc-ac conversion. Since the 
spectrum of a full-bridge converter does not have a harmonic 
cluster at the carrier frequency of 15.2 kHz, the partially 
centered B6 converter will also not have component at the 
same frequency. It is therefore appropriate to say that the first 
harmonic cluster in Fig. 10(b) will eventually reduce to zero 
when ܴ݁ ௖݂஼ᇱ in Fig. 3(b) falls below the carrier peak.  
B.   Discontinuous Modulation 
For easier comparison, simulation and experiment with the 
discontinuous scheme expressed in (11) are performed with 
the same parameters indicated in Fig. 8. Its captured results are 
shown in Fig. 12, where clamping of only the two non-shared 
phase-legs can clearly be seen. Such clamping shifts the 
modulating references away from the center of the carrier 
band, and hence a poorer THD of 3.9 % computed for ݅௔. The 
poorer current quality can also be seen from the larger first 
harmonic cluster at 15.2 kHz plotted at the bottom of Fig. 
12(b). The discontinuous scheme however leads to the 
improved loss distribution shown in Fig. 13, which like Fig. 11 
for the continuous schemes, is computed offline from 
experimentally measured switch voltages and currents 
sampled at a fast rate. In contrast, unlike Fig. 11, the 
distribution in Fig. 13 is obviously more uniform. The poorer 
݅௔  spectrum is therefore a tradeoff introduced by the lower 
total loss and improved loss distribution brought by the 
proposed discontinuous scheme. 
C.   Percentage Loss Comparison 
Percentage loss generated by the B6 converter only without 
including the passive components can be computed by adding 
losses of all three phase-legs in either Fig. 11 or Fig. 13, and 
then dividing the sum by the nominal power of 800 W, as 
indicated in Fig. 8. The values computed are approximately 
5.05 % (ൌ ଶൈሺ଼ାସ.ଶା଼ሻ଼଴଴ ൈ 100%) for the centered modulation 
scheme, 4.95 % for the partially centered scheme and 4.55 % 
for the discontinuous scheme. Efficiency of the B6 converter 
is then computed by subtracting the percentage loss from 
100 %, which is close to 95 % for all three modulation 
schemes. A Voltech PM3000A meter is also used for 
measuring efficiency of the full experimental system including 
passive components indicated in Fig. 8. The values read are 
89.3 % for the centered scheme, 89.6 % for the partially 
centered scheme and 90.1 % for the discontinuous scheme. 
These values are reasonable considering that the passive 
inductors have not been optimized. 
 In addition, it should be noted from Fig. 9, 10 and 12 that 
the return current ݅௕ through the shared phase-leg is relatively 
significant for the system and parameters tested in Fig. 8. In 
cases where the return current can be reduced further, the 
converter efficiency will be raised further. This is especially 
true when ݅௔ and ݅௖ are close, which will then give a return 
current that is close to zero ( ݅௕ ൌ ݅௖ െ ݅௔ ൎ 0 ). The B6 
converter under those conditions will therefore likely be more 
efficient than two single-phase full-bridges connected  
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Fig. 12. Waveforms of the B6 converter in Fig. 1(a) obtained with the 
discontinuous scheme from (11) and ߮ଵ ൌ ߨ 4⁄ . (ݒ௢௔ᇲ, ݒ௢௕ᇲ, ݒ௢௖ᇲ: 200 V/div; ݅௔, ݅௕, ݅௖: 5 A/div; Spectrum: 10 dB/div, 10 kHz/div)  
 
Fig. 13. Experimental per-switch loss distribution of B6 converter when 
modulated by the discontinuous scheme from (11). 
back-to-back with the same dc-link voltage. The latter uses 
one additional phase-leg, and carries significant currents in all 
its phase-legs. It is therefore likely to be less efficient. 
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VI. CONCLUSIONS 
Continuous and discontinuous modulation schemes have 
been proposed for the B6 converter when used as a 
single-phase converter with two sets of ac terminals. The 
continuous centered scheme, in particular, helps to identify the 
minimum carrier peak needed for linear modulation, and 
hence the minimum dc-link voltage needed by the converter. 
The same minimum dc-link voltage can be ensured by the 
partially centered scheme, which instead of all references, 
centers only the two chosen references. Current flowing 
through phase-legs modulated by these two references will 
then have better spectral quality. The discontinuous scheme, 
on the other hand, has its loss distribution improved by 
clamping only the two non-shared phase-legs with higher 
losses. Losses of the three phase-legs are therefore brought 
closer at the expense of a poorer current quality when 
compared with the other two schemes. These different 
performance features have been observed in simulations and 
experiments, which indirectly, mean that the scheme chosen 
should be the one that better matches requirements of the 
application. 
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